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The behavior of the Phase-Locked Loop (PLL) is difficult to describe
analytically, especially when noise is present at the input because the system is non-
linear.
In this report, the noise behavior of the PLL is determined experimentally.
Experimental results show that the probability density function of the PLL output for
a variety of input signals which are each corrupted by additive Gaussian noise
resembles the Gaussian density function.
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I. INTRODUCTION
A. GENERAL WORKING PRINCIPLES OF A PHASE-LOCKED LOOP
A Phase Locked-Loop (PLL) is an electronic servo mechanism system that
consists of three major componets: a multiplier, a loop filter, and a voltage conrolled


















Figure 1.1 General Block Diagram of a Phase Locked-Loop.
We assume that both input signals to the voltage multiplier are sinusoidal. This
way it is easy to describe system behavior analytically. Let us suppose that initially the






y (t)=Bcos(w t + <D )
where w- is the radian frequency of the incoming signal, and
11
w is the voltage controlled oscillator (VCO) rest radian frequency.








-w )t + er O )]
where K, is the phase detector sensitivity.
If the radian frequency difference (w- - wQ ) does not exceed a certain value, then
after a period of time the VCO output signal y (t) becomes synchronous with the input
signal y-(t). Then the VCO output signal yQ(t) can be expressed as
y (t)=Bcos(wit + 9 )
So, <t> Q has become the linear function of time
«*>o
=
<wr wo)t+eo ' < L1 )
The phase detector output becomes a DC signal, when the VCO is locked to





K 2cos(6 i -e o ) (1.2)
where, K 2 is the gain of the loop filter
Typically the instantaneous radian frequency (Wj
t
) of the VCO is a linear





















where K-j is the VCO modulation sensitivity.
By substituting Eq.1.1 and Eq. 1.2 in Eq. 1.3 we find

























Then the phase difference becomes
G
;
-e n = Arccos 1 2— (1.4)10 Y Y Y
Since the initial radian frequency w- - wQ is much smaller than KjI^K-} then the
phase difference becomes
n
0: - 9 =ArccosO =10 2
This means that when the frequency difference between the incoming signal and
the VCO output is slight when the loop is out of lock, the VCO signal is 90° diffirent
from incoming signal when loop is in lock. Eq. 1.4 is valid when the loop is in lock.







argument of the arc cos function exceeds one, which is not possible. Therefore, Eq. 1.4
is not valid for |w--wQ |> |K 1 K 2K 3 |. In this case, the loop behavior is described by a
non-linear equation, for which an analytical solution is complicated.
B. PHASE-LOCKED LOOP (PLL) APPLICATIONS
Phase Locked Loops (PLL's) are used widely in modern communication systems
for various purposes, [Ref. 1]
1. Carrier Tracking; Coherent communication svstems require a carrier reference
be recovered from a noisv received signal. The VCO output of a PLL can be
use to track the noisy carrier.
2. Demodulation; The loop filter output of a PLL can be use to obtain the
information signal from a frequency modulated or phase modulated carrier.
3. Frequency Svnthesis; The PLL is an important building block of frequency
svnthesizers. 'Frequency multiplication or division mav be performed using a
PLL by connecting a frequency divider to the VCO output of the PLL.
C. ANALYSIS OF THE PLL
Non-linear loop analysis of the PLL results in the Fokker-Planck equation. The
main goal of the theoretical analysis of the PLL is solution of the Fokker-Planck
equation for given PLL charecteristics [Ref. 2]. In some analyses a Markov proccess is
assumed to determine the probability density function of the phase error for a noise
corrupted input signal which satisfies the Fokker-Planck equation [Refs. 3,4].
In this research, the output probability density function of the PLL is
determined experimentally.
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II. DESCRIPTION OF THE EXPERIMENTAL SYSTEM
A. GENERAL DIAGRAM OF THE EXPERIMENTAL SYSTEM
The experimental system schematic diagram is shown as Fig 2.1. The system
includes a band pass filter (BPF), summer, hard limiter, and phase locked-loop (PLL).
The BPF creates narrow band Gaussian noise from a wide band Gaussian noise
generator (Elgenco 603A). The summer adds the output of the BPF to the sinusoidal
carrier or modulated sinusoidal carrier. The phase detector in the PLL circuit is
designed for two-level voltages. The hard limiter converts the sinusoid plus noise
voltage to a two-level voltage. The usable output of a PLL used as a demodulator
occurs out of the loop lowpass filter. This output is again filtered to remove DC and
amplified. All plots of probability density functions were of the voltage out of this
amplifier.
B. BUILDING BLOCKS OF A PHASE-LOCKED LOOP
The PLL consists of a phase detector, a loop filter, and a VCO.
1. Phase Detector
There are two kinds of phase detectors which are distinguished by their output
voltage functions of input signal phase. If the inputs are sinusoids, the output of the
phase detector is a sinusoidal function of phase difference. If the inputs are square
waves, the output is a triangular function. In the experimental system the inputs are
square waves, an XOR logic gate is used as a phase detector and this provides a
triangular output.
The input signals are,
received signal = y-(t) = ASign[V-]
output of VCO =y (t)=BSign[V
]
where V. is the signal plus noise voltage, V
q
is the VCO output signal voltage, and Sign
represents the signum function.
The output of the phase detector is the product of these two function which




























































































where © represents the XOR logic operation.
The received signal, VCO output signal, and the output of the phase detector
are depicted in Fig. 2.2.
During lock, the DC level (avarage or expected value) of the error signal Uj is
proportional to the phase difference of the phase detector input signals. The phase
difference versus DC level of the error signal is the characteristic of the phase detector.
From Fig 2.2 (c).
4t
n
Uj = C( — — 1) = average value of Uj (2.1)
where tQ is the time delay between the two signals at the phase detector input and T is
the period of the input and ouput signals.
A phase difference <J> can be expressed in terms of time delay tQ as
O = wtQ, where w = 27t/T
Then Eq. 2.1 becomes
2C
u,= (O - Ti/2) forO<<P<7t (2.2)
1
n
Similarly, for 7i< 0< 2tt
2C
u,= (<D - 37E/2) for 7X < 0> < 2jt (2.3)
1
71
Fig. 2.3 is a plot of Uj vs <P and is called the phase detector characteristic.
The phase detector sensitivity Kj is the magnitude of the the slope of its
characteristic, which is
du, d 2C k 2C
K
I
-|_L.|--__j (0) - —-)]- (2.4)
1 d<D d4> 7t 2 7t

























c)Phase Detector Output Signal u.(t)
Figure 2.2 Phase Detector Waveforms.
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Fig. 2.3 depicts that without any disturbance at the phase detector input, its
charecteristic is piecewise linear. But as soon as noise is present at the phase detector
input, its response becomes non-linear as seen in Fig. 2.4 [Ref. 5].
2. Loop Filter and DC Amplifier
The loop filter of Fig. 2.1 is a lowpass filter (LPF). It has a considerable effect
on loop behavior. The loop filter and DC amplifier are analyzed in this section. Their
circuits are shown as Fig. 2.5.
A passive lowpass filter stage, summer amplifier, and another passive lowpass
filter are cascaded. The 5.1 kohm resistance in Fig. 2.5 serves to easily modify loop
response. Use of a summing amplifier instead of a DC amplifier permits control
(adjustment) of the VCO rest frequency (open loop frequency).
Calculation of the loop transfer function proceeds as follows:









v^F tt tt 3jlVv.
_-j" // "5" 2 V











1 + R2X8+l/(Ri + R2)c il





The DC amplifier transfer function is
_R 5G 2( s ) =-^= " 3























Figs. 2.6 (a) and (b) show the results of computer simulation of |G(f)| and
measurement of |G(f)| respectively where s = j27tf. The filter 3dB cut-off frequency is
about 170 Hz.
3. Voltage Controlled Oscillator (VCO)
Fig. 2.7 shows the VCO circuit used in the experimental system. The
LF- 13741 is an integrator. The LM-311 are operational amplifiers.
The VCO output frequency is controlled by the error voltage. The main requirements
of the VCO are as follows [Ref. 5].
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Figure 2.7 Voltage Controlled Oscillator.
(2) The widest possible frequency deviation which is theoretically ± K, in order
to derive maximum benefits from the whole synchronization range of the loop.
(3) A relative high modulation sensitivity K-j (in Hz, V or rad/sec/V) because K-j
enters directly in the expression of the open-loop gain K. But for sake of
stability, we can make a fairly poor modulation sensitivity and use an
operational amplifier preceding the VCO to provide gain.
In the experimental system, the VCO sensitivity was chosen to lie between 8 kHz/V
and 10 kHz/V to obtain stable operation.
The VCO operates as follows [Ref. 6]: Assume that the first comparator
(LM-711) output initially is positive. This positive voltage level turns the analog switch
to on, which causes the integrator output to be a positive going ramp voltage. When
this ramp level exceeds the voltage level on the ( + ) terminal of the first comparator, its
output goes low and turns the switch off. The integrator output then decreases until
the analog switch is again turned on and the cycle repeats.
-i >
A triangular wave is generated at the integrator output. Fig. 2.8 shows an
equivalent circuit of the integrator when V, is increasing when the analog switch is
closed. In this circuit V is the control voltage of the VCO. By using the Thevenin












Figure 2.8 Integrator Circuit Diagram.




2>A[- — + —^-(l + )] =
RCs
V V





(H ) (when increasing)RC (2.6)
The equation for the output of the integrator is calculated when V. is





The second operation amplifier in the VCO circuit is a comparator. Its output
is a square wave whose level is positive whenever the (-) terminal voltage level is more
negative than the ( + ) terminal voltage level. As seen in Fig. 2.9, there is a reference
voltage level (V
3 )
on the ( + ) terminal. Its value equals half the positive voltage supply
value (V /2=2.5V), which provides a 50% duty cycle of the square wave at the
comparator output. The ( -l- ) terminal voltage level varies around this reference voltage
level. When the analog switch is on, a 51 kohm resistance is connected to ground as































a)Switch is Closed b) Switch is Open
Figure 2.9 Comparator Circuit Diagram.
When the analog switch is off, then the 51 kohm resistance is connected to




y = [ 1 r] x 2.5 4- [ H x 5 = 2.9V2 (51 + 14- 10) x 10 3 (51 4- 104- 1) x 103
As the switch condition changes, the output voltage levels of the comparator
and integrator change. During that time the voltage level changes approximately 0.8V
at both outputs. In the experimental circuit this value was measured as 0.85V. By using











/2)[l-(T/2)/(RC)] from Eq. 2.7, when t=T/2. Therefor, the




The third operational amplifier of Fig. 2.7 is also a comparator used to
convert the unipolar square wave output of the second operation amplifier to a bipolar
square wave required for the CMOS XOR (phase detector) input.
Calculated and measured input voltage versus output frequency characteristic
of the VCO is shown on Fig. 2.10. Sensitivity of the VCO is the frequency deviation at
the output for various input control voltage and is the slope of the characteristic. For
the experimental system VCO, the modulation sensitivity (K-j) is calculated to be 8.9
kHz/V while the measured value is approximately 8.1 kHz/V.
C. STABILITY ANALYSIS OF THE PLL
We consider the behavior of the PLL when locked and while a modulation or
disturbance is applied to the input signal phase. In this condition the general linear




KlOjd) - O (t)] * g(t)
where, * represents convolution, O q is the phase of the VCO output signal, <!> is the
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Figure 2.10 Characteristic of VCO.
It is easy to solve this differential equation using the Laplace transform to find









Fig. 2.11 shows this linear model of the PLL.
The filter transfer function G(s) is given by Eq. 2.5. K is the product of the phase
detector sensitivity Ki, DC amplifier gain K2, and the VCO modulation sensitivity Ky
K2 was selected as unity (The actual value of K
2
is -3 which is included in G(s) of Eq.
2.5. In the realization of the circuit of Fig. 2.11, a summing junction is used instead of
a difference amplifier and K
2
provides the negative feedback.)
>
K,
--..Ks) VP\ .A K^Jfs^-^s?] *v. LDDP FILTER
K 2G(s)





Figure 2.11 Linear Model of the PLL.
From before, Kj = 3.18 V/rad, and K
3
= 8.1 x 103 x 2tt rad/sec/V. Therefore,
K=K
]
K2K 3 =3.18x 1 x 8.1 x 10
3
x 2tt= 161842.28 rad/sec.
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Computer simulation results for the Bode plot and the step response of this
transfer function are shown as Fig. 2.12 and Fig. 2.13 (a) respectively. The measured
step response is shown on Fig. 2.13 (b). As seen on the Bode plot the PLL is stable
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Figure 2.12 Bode Plot of the Experimental PLL.
D. THE EXPERIMENTAL CIRCUIT BANDPASS FILTER AND SUMMER
A bandpass filter was used between the white Gaussian noise generator
(Elgenco-603a) and summer to obtain narrow band Gaussian noise. See Fig. 2.1. A
biquad General Immittance Converter (GIC) bandpass filter was constructed [Ref. 7].
Circuit diagram of this filter is shown in Fig. 2.14.










where, w = l/(RC) = pole radian frequency, and Q = quality factor.
Frequency Shift Keying (FSK) modulation was used during the probability
density function measurement at the PLL output. Frequency deviation for FSK
modulation was ± 2.5 kHz, so the filter bandwidth was chosen to be 5 kHz. The pole
frequency was set at 60 kHz. Capacitance and resistance values were chosen to be 2 nF
and 1.4 kohm respectively. Since w = IRC, then w = 357142. S6 radsec and Q = (pole























Fig. 2.15 shows a computer plot of H(s), and Fig. 2.16 shows the measured magnitude
of the transfer function obtained from a digital signal processor (SD-360). Measured
pole frequency of the BPF is 59 kHz. The difference between the calculated -and
measured transfer functions comes from non ideal effects of the operational amplifier.
Also the BPF circuit companent values are not exactly the same as the calculated
values.
An analog voltage multiplier (AD-534J) was used as a summer. Its circuit
diagram is shown in Fig. 2.17. The output function of this circuit is [Ref. S]
V
out =10(Z2 -Z 1 )/(X,-X2 ) + Y,
j In the experimental circuit, Z2 is ground, Z. is the noise input, Y. is the carrier




is set equal to 1.5V.
The output of the summer is applied to a zero crossing comparator used as a
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Figure 2.17 Circuit Diagram Of The Summer.
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III. MEASUREMENT OF THE PROBABILITY DENSITY FUNCTION
OF THE PLL OUTPUT
Probability density functions of the PLL output were measured using the digital
signal proccessor (SD-360). All measurements were made of the output of the filter and
amplifier following the PLL. Three kinds of input signals were used: carrier only (no-
modulation), frequency shift keying (binary data), frequency modulated signal
(triangular wave modulating voltage). In all cases, measurements were made for
various levels of the noise power added to these signals.
A. CARRIER ONLY





































Figure 3.1 System for Unmodulated Carrier.
The carrier is a sinusoidal wave with frequency set to 59 khz which equals the
bandpass filter center frequency. Figs 3.2 through 3.19 show output voltage and its
probability density function for various values of input signal-to-noise ratios.
33
Figure 3.2 Output of the PLL for Carrier (No Noise).
Figure 3.3 Probability Density Function for Carrier (No Noise).
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Figure 3.5 Probability Density Function for Carrier Plus Noise (SNR= 20 dB).
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I igurc 3.7 Probability Density Function for Carrier Plus Noise (SNR= 10 dB).
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Figure 3.9 Probability Density Function for Carrier Plus Noise (SNR= S dB).
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Figure 3.11 Probability Density Function for Carrier Plus Noise (SNR = 6 dB).
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Figure 3.12 Output of the PLL for Carrier Plus Noise (S\"R = 4 dB
Figure 3.13 Probability Density Function for Carrier Plus Noise (SNR = 4 dB).
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Figure 3.15 Probability Density I unction for Carrier Plus Noise (SNR-2 dB).
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Figure 3.17 Probability Density Function for Carrier Plus Noise (SNR=0 dB).
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Figure 3.18 Output of the PLL for Carrier Plus Noise (SNR = -5 dB).
Figure 3.19 Probability Density 1 unction for Carrier Plus Noise (SNR=-5 dB).
B. FREQUENCY SHIFT KEYING (FSK) MODULATED CARRIER
The modulated signal for this measurement was obtained by using two signal
generators (Wavetek Model 142) as shown in Fig. 3.20. One provided the square-wave
modulating voltage having a frequency of 700 Hz. The other one provided the carrier
(sinusoidal wave) of frequency 59 kHz. The square-wave voltage when applied to the
carrier signal generator VCG input created FSK modulated carrier. The square wave
voltage levels define the frequency deviation of the carrier. Measurements were made
for two different values of frequency deviation. The first measurements were made for
a 5 kHz frequency deviation. The second measurements were for a 3.7 kHz frequency
deviation. For the second measurements the BPF bandwith was set to 3.7 kHz bv
changing the value of resistance QR in Fig. 2.14. This changed the filter Q (quality
factor) to 59/3.7=15.9. Figs. 3.21 through 3.38 show the output voltage and its
probability density function for a frequency deviation of 5 kHz, and Figs. 3.39 through



















































Figure 3.20 System for FSK Modulated Carrier.
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1. Output for FSK Modulation (Frequency Deviation = 5 kHz)
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Figure 3.22 Probability Density I unction for FSK Modulation (No Noise),
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Figure 3.24 Probability Density Function for FSK Modulation Plus Noise (SNR= 20 dB).
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Figure 3.26 Probability Density Function for FSK Modulation Plus Noise (SNR= 10 dB).
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Figure 3.32 Probability Density Function for FSK Modulation Plus Noise (SNR=4 dB
49








m+ tm +H+ 11 1 I .JH 1
A
++++ HH -H++ ++++
-15
-12 -9 -6 -3 12 15
v(volt)
Figure 3.34 Probability Density Function for FSK Modulation Plus Noise (SNR= 2 dB).
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2. Output for FSK Modulation (Frequency Deviation = 3.7 kHz)
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Figure 3.40 Probabiliyty Density Function for FSK Modulation (No Noise).
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Figure 3.41 Output of the PLL for FSK Modulation Plus Noise (S\'R= 20 dB).
Figure 3.42 Probability Density Function lor I SK Modulation Plus Noise (SNR= 20 dB).
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Figure 3.44 Probability Density Function for FSK Modulation Plus Noise (SNR= ID dB).
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Figure 3.46 Probability Density Function for FSK Modulation Plus Noise (SNR= 8 dB).
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Figure 3.47 Output of the PLL for FSK Modulation Plus Noise (SNR= 6 dB).
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Figure 3.52 Probability Density Function for FSK Modulation Plus Noise (SNR= 2 dB).
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Figure 3.53 Output of the PLL for FSK Modulation Plus Noise (SNR=0 dB).
Fisure 3.54 Probability Density Function for I SK Modulation Plus Noise (SNR"0 JH).
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Figure 3.55 Output of the PLL for FSK Modulation Plus Noise (SNR=-5 dB).





Measurements were made for a carrier frequency modulated by a triangular wave
voltage to determine the PLL response to a changing frequency when noise is added. A
signal generator provided a triangular wave of frequency 700 Hz. The triangular wave
peak-to-peak voltage level was adjusted to obtain a 5 kHz peak-to-peak frequency
deviation of the carrier. First measurement was made just for modulated signal (no-
noise) at the input, and then noise was added to input signal according to the desired
input signal-to-noise ratio. Fig. 3.57 shows the system set up for this measurement.















































Figure 3.57 System for Frequency Modulated Carrier.
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Figure 3.59 Probability Density Function for Frequency Modulated Carrier (No Noise).
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Figure 3.60 Output of the PLL for Frequency Modulated Carrier Plus Noise (SNR= 20 dB).
Figure 3.61 Probability Density Function for Frequency Modulated Carrier Plus Noise (SNR
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Figure 3.63 Probability Density Function for Frequency Modulated Carrier Plus Noise (SNR =
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Figure 3.65 Probability Density Function for Frequency Modulated Carrier Plus Noise (SNR = !
Figure 3.66 Output of the PLL for Frequency Modulated Carrier Plus Noise (SNR = 6 dB).
Figure 3.67 Probability Density Function for Frequency Modulated Carrier Plus Noise (SNR =
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Figure 3.69 Probability Density Function for Frequency Modulated Carrier Plus Noise (S\R =
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Figure 3.71 Probability Density Function for Frequency Modulated Carrier Plus Noise (SNR =
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Figure 3.73 Probability Density Function for Frequency Modulated Carrier Plus Noi^o iS\R =
70
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Figure 3.75 Probability Density Function for Frequency Modulated Carrier Plus Noise (SNR =
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IV. RESULTS AND CONCLUSIONS
A. RESULTS
1. Measurement of the Probability Density Functions
a. Carrier Plus Noise.
As seen in the Figs. 3.4 through 3.19, the probability density function of
the PLL output for carrier plus noise input resembles the Gaussian probability density
function. Also these figures show that when input signal-to-noise ratio decreases,
output variance increases.
b. FSK Carrier Plus Noise.
Figs. 3.21 and 3.39 show the recovered square wave modulating voltage
from the PLL output when there is no noise at the input. The probability density
function of the square wave is impulses at the peak voltage levels of the square wave as
seen in Figs. 3.22 and 3.40. When noise is added to the input signal, the probability
density function of the PLL output resembles the Gaussian density function centered at
these voltage levels as seen in Figs. 3.24 through 3.38 and Figs. 3.42 through 3.56. The
probability density function plots of the FSK carrier plus noise show that as the
frequency deviation of the carrier increases, the deviation of the output signal levels
increases. This is an increase in output signal power. Also, these figures show that the
variance of the output increases as the input noise power increases.
c. FM by Triangular Wave Plus Noise
Fig. 3.58 shows the recovered triangular wave modulating voltage from the
PLL output. Fig. 3.59 shows the probability density function of it which is a uniform
distribution. When noise power is increased at the input, the probability density
function of the PLL output is getting closer to the Gaussian probability density
function as seen in Figs. 3.60 through 3.75.
2. Output SNR Calculation for FSK Modulated Carrier.
For this calculation, the output signal level was measured using the digital
signal proccessor (SD-360), and X-V display (SD-311). The average power level of the
output signal plus noise was measured using a true RMS voltmeter (HP-3400A). To
use the measurement on the X-Y display, scaling of the abscissa is necessary. For this
purpose, a sinusoidal wave was used. 1 he probability density function of a sinusoid
x(t)= Asinwt is. [Ref. 9]
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A graph of this function is shown in Fig. 4.1. As seen on the graph, the maximum
point on the x-axis is 1.414a. The x-axis was scaled by changing the input sinusoidal
wave RMS value.
The output signal power and output signal plus noise power were calculated
as the square of measured RMS values. Then the output noise power was calculated as
the difference in these noise powers. The output signal-to-noise ratio was then
calculated.
Input and output SNR values for a FSK modulated carrier are given in Table
3 of the Appendix for a peak frequency deviation of 5 kHz. Table 4 of the Appendix
shows these SNR values for a peak frequency deviation of 3.7 kHz. Fig. 4.2 is a plot
of these data.
B. CONCLUSIONS
Experimental results show that the probability density functions of the PLL
output for a variety of input signals which are each corrupted by additive bandpass
Gaussian noise resembles a Gaussian probability density function (FSK and carrier
only). This result agrees with the theoretical results of [Ref. 3] and [Ref. 4]. The results
also show the output SNR of a PLL increases with the peak frequency deviation of











































MEASURED DATA OF THE LOOP FILTER
Input voltage to the filter (Vin ) = 2.75V.











































SNR VALUES FOR FSK MODULATED CARRIER
Frequency Deviation = 5 kHz.









INPUT OUTPUT SNR VALUES FOR FSK MODULATED CARRIER
Frequency Deviation = 3.7 kHz
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